

CLAIMS

What is claimed is:

5

1. A method for testing an integrated device comprising:
 - 2 strob ing a data with a strobe edge; and
 - 3 measuring a setup parameter for at least one input/output circuit by pulling in the strobe edge in predetermined decrements up to a single phase of a clock..
- 1 2. The method of claim 1 measuring the setup parameter comprises providing data from a functional logic block (or FLB) within the integrated device.
3. The method of claim 2 wherein providing data comprises driving the data out through an output component of at least one input/output circuit.
4. The method of claim 1 wherein the strobe edge is on a falling edge of the clock and the data is on the rising edge of the clock.
5. A method for testing an integrated device comprising:
 - 2 strob ing a data with a strobe edge; and
 - 3 measuring a hold parameter for at least one input/output circuit by pulling in the strobe edge in predetermined decrements up to a single phase of a clock..
- 1 6. The method of claim 5 measuring the hold parameter comprises providing data from a functional logic block (or FLB) within the integrated device.

7. The method of claim 6 wherein providing data comprises driving the data out through an output component of at least one input/output circuit.
8. The method of claim 5 wherein the strobe edge is on a falling edge of the clock and the data is on the rising edge of the clock.

- 1 9. A method for testing an integrated device comprising:
 - 2 strob ing a data with a strobe edge; and
 - 3 measuring a setup parameter for at least one input/output circuit by pulling in the strobe
 - 4 edge in predetermined decrements up to a single phase of a clock,
 - 5 inverting the clock after the strobe edge has been pulled in by at least the single phase of
 - 6 the clock; and
 - 7 holding the strobe edge constant, after the strobe edge has been pulled in by at least the
 - 8 single phase of the clock, while pushing the data out in predetermined
 - 9 increments.
10. The method of claim 9 measuring the setup parameter comprises providing data from a functional logic block (or FLB) within the integrated device.

- 1 11. The method of claim 10 wherein providing data comprises driving the data out through an output
- 2 component of at least one input/output circuit.
- 3
- 4 12. The method of claim 9 wherein the strobe edge is on a falling edge of the clock and the
- 5 data is on the rising edge of the clock.
- 6

7 13. The method of claim 9 wherein pushing the data comprises pushing out a rising edge of
8 the inverted clock.

9

10

11 14. A method for testing an integrated device comprising:
12 strobing a data with a strobe edge; and
13 measuring a hold parameter for at least one input/output circuit by pulling in the strobe
14 edge in predetermined decrements up to a single phase of a clock,
15 inverting the clock after the strobe edge has been pulled in by at least the single phase of
16 the clock; and
17 holding the strobe edge constant, after the strobe edge has been pulled in by at least the
18 single phase of the clock, while pushing the data out in predetermined
19 increments.

1 15. The method of claim 14 measuring the hold parameter comprises providing data from a
2 functional logic block (or FLB) within the integrated device.

1 16. The method of claim 15 wherein providing data comprises driving the data out through an output
2 component of at least one input/output circuit.

3

4 17. The method of claim 14 wherein the strobe edge is on a falling edge of the clock and the
5 data is on the rising edge of the clock.

6

7 18. The method of claim 14 wherein pushing the data comprises pushing out a rising edge of
8 the inverted clock.

9

10 19. A circuit for duty cycle clock generation comprising:

11 the circuit to receive an input clock;

12 a plurality of delay elements in a serial manner to delay an inverted version of the input

13 clock based on a control logic; and

14 a multiplexer to receive a plurality of delayed and inverted versions of the input clock

15 from the plurality of delay elements, and to forward either the input clock or one of the plurality

16 of delayed and inverted versions of the input clock.

17

18 20. The circuit of claim 19 wherein the control logic is coupled to a phase detector, the phase

19 detector is coupled to the input clock and one of the plurality of delay elements.

20

21 21. The circuit of claim 19 wherein the multiplexer selects the input clock in a normal operation

22 of a integrated device and selects one of the plurality of delayed and inverted versions of the

23 input clock in a test mode of operation of the integrated device.

24

25 22. A circuit for clock generation comprising:

26 a first, second and third multiplexer to receive a clock at a first input; and

27 the third multiplexer to receive a delayed version of the clock at a second input, the

28 third multiplexer to select either the clock or the delayed version of the clock based at

29 least in part on a push data enable signal.

30

31 23. The circuit of claim 22 wherein the first and second multiplexer output a data clock and

32 the third multiplexer output a strobe clock.

33

34 24. The circuit of claim 22 wherein the third multiplexer selects the clock if the push data
35 enable signal is a logic zero and selects the delayed version of the clock if the push data
36 enable signal is a logic one.

37

38 25.. An apparatus comprising:

39 a plurality of input/output circuit to be tested by an central control IO loopback test that:
40 strobes a data with a strobe edge; and
41 measures a setup parameter for at least one input/output circuit by pulling in the strobe
42 edge in predetermined decrements up to a single phase of a clock.

43

44 26. The apparatus of claim 25 further comprising:

45 the apparatus to invert the clock after the strobe edge has been pulled in by at least the
46 single phase of the clock; and
47 hold the strobe edge constant, after the strobe edge has been pulled in by at least the
48 single phase of the clock, while pushing the data out in predetermined
49 increments.

50 27. The apparatus of claim 26 wherein the apparatus is a processor.

51

52